DSpace Repository

Feature extraction without learning in an analog Spatial Pooler memristive-CMOS circuit design of Hierarchical Temporal Memory [Article]

Show simple item record

dc.contributor.author Krestinskaya, Olga
dc.contributor.author James, Alex Pappachen
dc.date.accessioned 2019-10-25T03:26:01Z
dc.date.available 2019-10-25T03:26:01Z
dc.date.issued 2018-03-14
dc.identifier.citation Krestinskaya, O. & James, A.P. Analog Integr Circ Sig Process (2018) 95: 457. https://doi.org/10.1007/s10470-018-1161-1 en_US
dc.identifier.issn 0925-1030
dc.identifier.other https://doi.org/10.1007/s10470-018-1161-1
dc.identifier.uri http://nur.nu.edu.kz/handle/123456789/4270
dc.description https://arxiv.org/abs/1803.05131 en_US
dc.description.abstract Hierarchical temporal memory (HTM) is a neuromorphic algorithm that emulates sparsity, hierarchy and modularity resembling the working principles of neocortex. Feature encoding is an important step to create sparse binary patterns. This sparsity is introduced by the binary weights and random weight assignment in the initialization stage of the HTM. We propose the alternative deterministic method for the HTM initialization stage, which connects the HTM weights to the input data and preserves natural sparsity of the input information. Further, we introduce the hardware implementation of the deterministic approach and compare it to the traditional HTM and existing hardware implementation. We test the proposed approach on the face recognition problem and show that it outperforms the conventional HTM approach. en_US
dc.language.iso en_US en_US
dc.publisher Springer US en_US
dc.rights Attribution-NonCommercial-ShareAlike 3.0 United States *
dc.rights.uri http://creativecommons.org/licenses/by-nc-sa/3.0/us/ *
dc.subject Article en_US
dc.subject Hierarchical Temporal Memory en_US
dc.subject Memristors en_US
dc.subject Spatial Pooler en_US
dc.subject Rule based approach en_US
dc.subject Analog circuits en_US
dc.title Feature extraction without learning in an analog Spatial Pooler memristive-CMOS circuit design of Hierarchical Temporal Memory [Article] en_US
dc.type Article en_US
workflow.import.source science


Files in this item

The following license files are associated with this item:

This item appears in the following Collection(s)

Show simple item record

Attribution-NonCommercial-ShareAlike 3.0 United States Except where otherwise noted, this item's license is described as Attribution-NonCommercial-ShareAlike 3.0 United States

Video Guide

Submission guideSubmission guide

Submit your materials for publication to

NU Repository Drive

Browse

My Account

Statistics