Wafer Quality Inspection using Memristive LSTM, ANN, DNN and HTM

dc.contributor.authorJames, Alex Pappachen
dc.contributor.authorKrestinskaya, Olga
dc.contributor.authorSmagulova, Kamilya
dc.contributor.authorAdam, Kazybek
dc.contributor.authorAdam, Kazybek
dc.date.accessioned2025-08-19T09:18:43Z
dc.date.available2025-08-19T09:18:43Z
dc.date.issued2018-12-01
dc.description.abstractThe automated wafer inspection and quality control is complex and time consuming task, which can be speed up using neuromorphic memristive architectures, as a separate inspection device or integrating directly into sensors. This paper presents the performance analysis and comparison of different neuromorphic architectures for patterned wafer quality inspection and classification. The application of non-volatile memristive devices in these architectures ensures low power consumption, small on-chip area scalability. We demonstrate that Long-Short Term Memory (LSTM) outperforms other architectures for the same number of training iterations, and has relatively low on-chip area and power consumption.
dc.identifier.doi10.1109/edaps.2018.8680907
dc.identifier.otherFilename:10.1109_EDAPS.2018.8680907.pdf
dc.identifier.urihttps://doi.org/10.1109/edaps.2018.8680907
dc.identifier.urihttps://nur.nu.edu.kz/handle/123456789/9478
dc.language.isoen
dc.publisherIEEE
dc.relation.ispartof2018 IEEE Electrical Design of Advanced Packaging and Systems Symposium (EDAPS)en
dc.rightsOpen accessen
dc.source2018 IEEE Electrical Design of Advanced Packaging and Systems Symposium (EDAPS), 1-3, (2018)en
dc.titleWafer Quality Inspection using Memristive LSTM, ANN, DNN and HTMen
dc.typeJournal Articleen

Files

Original bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
10.1109_EDAPS.2018.8680907.pdf
Size:
307.49 KB
Format:
Adobe Portable Document Format

Collections