DEVELOPMENT OF SILICON PHOTONICS BASED MEMORY SOLUTIONS
dc.contributor.author | Otynshy, Dinmukhammedali | |
dc.date.accessioned | 2022-09-16T09:14:20Z | |
dc.date.available | 2022-09-16T09:14:20Z | |
dc.date.issued | 2022-04 | |
dc.description.abstract | Electronic-based computing and information processing has witnessed an ever-increasing development since the first invention of the Integrated Circuit (IC) in the middle of the 20th century. However, the problems related to quantum tunneling, reduced depletion layer, increased leakage current, and thermal effects are indicators that Moor’s law is nearing its end. Silicon Photonics has already become the potential solution and the most promising candidate for high-speed computing and information processing. In recent years, several different devices have been developed in the Silicon Photonics field to generate, sense, estimate, and manage optical signals. These devices include Mach–Zehnder interferometer for phase shift determining, Fabry–Pérot and Gires–Tournois interferometers made from two parallel refractive surfaces, and photonic crystal structures with periodically changed refractive index, etc. However, the most possible favorite is the micro-ring resonator due to its high refractive index value and unlimited possibilities of modification for specific purposes (for example, using slot waveguides from different materials, SWG for decreasing diffraction effects, multiple ring resonator structures, etc.). The constructed memory bank consists of several SR latches, which utilize two micro-ring resonators each for managing the optical light signals. Ring modulation is realized by using forward bias voltage on the silicon waveguide with a pn-junction structure, although another method is also considered for comparison reasons. Simulation results of the optical transmission power at particular output ports of the micro-ring resonator are compared to quantitative mathematical analysis. A feedback loop, which pushes the output signal into input one, is implemented with help of a germanium photodetector. The simulation results of the on-chip 40 um long detector give zero-bias responsivity of 0.67 A/W, as well as 23 GHz minimum bandwidth. Both NAND and NOR logic gates based SR-latches showed an operational speed that exceeds the 25 Gbps data rate. Keywords: silicon photonics, micro-ring resonator, optical logic gates, PIC memory unit, on-chip photodetector, optical SR latch. | en_US |
dc.identifier.citation | Otynshy, D. (2022). DEVELOPMENT OF SILICON PHOTONICS BASED MEMORY SOLUTIONS (Unpublished master's thesis). Nazarbayev University, Nur-Sultan, Kazakhstan | en_US |
dc.identifier.uri | http://nur.nu.edu.kz/handle/123456789/6710 | |
dc.language.iso | en | en_US |
dc.publisher | Nazarbayev University School of Engineering and Digital Sciences | en_US |
dc.rights | Attribution-NonCommercial-ShareAlike 3.0 United States | * |
dc.rights.uri | http://creativecommons.org/licenses/by-nc-sa/3.0/us/ | * |
dc.subject | Type of access: Gated Access | en_US |
dc.subject | Research Subject Categories::TECHNOLOGY | en_US |
dc.subject | silicon photonics | en_US |
dc.subject | micro-ring resonator | en_US |
dc.subject | optical logic gates | en_US |
dc.subject | PIC memory unit | en_US |
dc.subject | on-chip photodetector | en_US |
dc.subject | optical SR latch | en_US |
dc.title | DEVELOPMENT OF SILICON PHOTONICS BASED MEMORY SOLUTIONS | en_US |
dc.type | Master's thesis | en_US |
workflow.import.source | science |
Files
Original bundle
1 - 2 of 2
No Thumbnail Available
- Name:
- Thesis - Dinmukhammedali Otynshy.pdf
- Size:
- 3.64 MB
- Format:
- Adobe Portable Document Format
- Description:
- Thesis
No Thumbnail Available
- Name:
- Presentation - Dinmukhammedali Otynshy.pdf
- Size:
- 4.96 MB
- Format:
- Adobe Portable Document Format
- Description:
- Presentation
License bundle
1 - 1 of 1
No Thumbnail Available
- Name:
- license.txt
- Size:
- 6.28 KB
- Format:
- Item-specific license agreed upon to submission
- Description: